module Counter_Design(out,clock,clear);
	output out;
	input clock,clear;
	reg[3:0] out;
	
	always @(posedge clock or negedge clear)
	begin
		if(!clear)
			out<=4'd0;
		else
			out<=out+1;
	end
endmodule
